

Application Specific Processors for the Autoregressive Signal Analysis

Oleg Maslennikow, Natalya Maslennikowa, Piotr Ratushnyak, M.Wozniak*, Anatolij Sergiyenko**

*Technical University of Koszalin, ul.Partyzanow 17, 75-411 Koszalin, Poland
oleg@ie.tu.koszalin.pl

**National Technical University of Ukraine, pr.Peremogy,37, 03056 Kiev, Ukraine
aser@comsys.ntu-kpi.kiev.ua

Abstract. Two structures of the processors for the AR analysis are considered. The first of them implements the Durbin algorithm using the rational fraction calculations. The second of them implements the adaptive lattice filter. The processors give the possibility of the signal analysis with the sampling frequency up to 300 MHz being configured in FPGA.

1. Introduction

Autoregressive (AR) analysis is the effective method for the estimation of the complex physical object parameters. Additionally it provides the modeling of these objects. Therefore, the AR analysis is widely used in economic process prediction, seismic exploring, medical diagnostics, mobile phones, music instrument modeling, etc.

The use of the field programmable gate arrays (FPGAs) provides the digital signal analysis in the frequency range up to hundreds of megahertz. The FPGA architecture is adapted to the fixed point arithmetic calculations. But the AR analysis algorithms afford the increased precision, and therefore, they often use the floating point calculations. In the representation the structures of the application specific processors are proposed, which are configured in FPGA. They provide AR analysis of the signals in the wide frequency range using the usual fixed point calculations.

AR analysis is based on the hypothesis that the physical object is represented by the AR filter model, which implements the filtering of some excitation signal generating the samples of output signal $x(n)$. The white noise is usually selected as the excitation signal, however it can have the special form, as one in the vocoders. AR filter coefficients, named as the prediction coefficients a_i ($i=0, \dots, p$), are found in two steps. Firstly, the autocorrelation function samples $r_{xx}(i)$ of the signal $x(n)$ are estimated. Then the normal Yule-Walker equation system is solved, like the following:

$$R_{xx} (a_1, \dots, a_p)^T = - (r_{xx}(1), \dots, r_{xx}(p))^T, \quad (1)$$

where R_{xx} is the symmetrical Toeplitz matrix, which first row is equal to $r_{xx}(0), \dots, r_{xx}(p-1)$, $a_0=1$ [1]. Equation system (1) is usually solved using the Durbin algorithm, which can be represented by the following loop nest

```

for  $i = 1$  to  $p$ 
   $a_0 = 1$ ;
   $k_i = -(a_0 \cdot r_{i-1} + \dots + a_{i-1} \cdot r_0) / E_{i-1}$ ;
   $a_i = k_i$ ;
for  $j = 1$  to  $i - 1$ 
   $a_j = a_j + k_i \cdot a_{i-j}$ ;
end
 $E_i = (1 - k_i^2) \cdot E_{i-1}$ ;
end;

```

(2)

where the initial value of the error prediction is $E_0 = r_{xx}(0) = r_0$. Both prediction coefficients a_i and reflection coefficients k_i are used as the AR analysis results.

The coefficients a_i are used in the methods of the high resolution spectrum analysis. The distance between coefficients k_i , which values approach to ± 1 , is interpreted as the distance between medium layers, where the excitation signal is reflected.

The analysis of the algorithm (2) shows that it implements the operation number of the order of p^2 , and it is complex to be parallelized. Therefore, more complex, but well parallelizable algorithms like QR-factorization algorithm are often recommended except the Durbin algorithm [2,3]. For this purpose, the Givens algorithm or the Toeplitz matrix inversion algorithm can have a success by their FPGA implementation [4].

In the algorithm (2) the division to the error prediction coefficient E_i can occur, when E_i approaches to zero. This is the cause that the system equation solving affords the calculations with the increased precision. Analogous properties have the similar algorithms of the Toeplitz equation solving [2]. Therefore, the AR analysis problem is usually solved using the floating point microprocessors.

In the representation two AR processor structures are proposed which find the effective implementation in the modern FPGAs.

2. AR processor based on the Durbin algorithm

To derive the stable estimations of a_i , the values $r_{xx}(t)$ must be accumulated for at least $qp = 10p$ samples of data [1]. When p is limited by tenths, then the correlation function complexity is approximately in p times higher than equation system solving complexity. When as usual, the input data are sampled in sequence, then the correlation accumulation is predominant in the time balance of the whole AR analysis. As a result, the equation system solving using the parallel processor array could not give the valuable throughput increase. In this situation the processor structure for the AR analysis is proposed, which contains correlation processor and Durbin algorithm processor.

The correlation processor is the linear array of p processor units, operating with the fixed point data. The Durbin algorithm processor implements the calculations with the increased precision. This structure is illustrated by the fig.1. Both processors can implement their tasks approximately for the equal period of time in the pipelined manner.

The critical path in the algorithm (2) approaches through the cyclic path of the coefficient

k_i calculation. By the pipelined implementation of the arithmetical operations the iteration period is no less than the stage number of the adder and multiplier pipelines. If the floating point arithmetical unit is used then the iteration period is no less than 7 clock cycles, and the unit is underloaded [6].




Fig.1. Structure of the AR analysis processor based on the Durbin processor

In [5] the rational fraction arithmetic operations were proposed for the linear algebra problem solving, which provide the advantages by the FPGA implementation. The rational fraction number x is represented by two integers, one of them is a numerator n_x , and another one is a denominator d_x , i.e. $x = n_x/d_x$. All the data are represented by these fractions. Then multiplication, division, and addition are calculated by the formulas:

$$x^*y = n_x n_y / (d_x d_y); \quad x/y = n_x d_y / (d_x n_y); \quad x+y = (n_x d_y + n_y d_x) / (d_x d_y).$$

Such calculations are supported in the modern FPGA by a set of hundreds of multiplication and accumulation units like DSP48 unit in Xilinx Virtex FPGAs. The use of calculations with the rational fractions provides both small error level and expanded dynamic range, as well as the high speed and simple implementation in FPGA. Besides, division operation, which is included in the algorithm critical path, lasts very shortly, and adds minimum error to the calculations.

If the natural representation of the results is needed then the computations are finished by the division of numerators to denominators of the results a_i or k_i by the usual division operation. Such a division slightly increases the Durbin processor operation time.

3. AR processor based on the lattice filter

FIR-filter with the coefficients a_i is the reverse one to the AR filter. Therefore, the adaptive FIR-filter is often used to derive the autoregressive coefficients [1,7]. But the slow adaptation of such filters prevents their use for the high speed physical process analysis.

The lattice form of the adaptive FIR-filter is well known, which implements the calculations [1]:

$$E_j^f(n) = E_{j-1}^f(n) + k_j E_{j-1}^b(n-1); \quad E_j^b(n) = E_{j-1}^b(n-1) + k_j E_{j-1}^f(n),$$

where $E_j^f(n)$, $E_{j-1}^b(n)$ are forward and backward prediction errors in the n -th algorithm stage, respectively, k_j is the reflection coefficient, $E_0^f(n) = E_0^b(n) = x(n)$, $j=1, \dots, p$. In the FIR-filters with the sequential adaptation process the coefficients k_j are calculated using some recursive gradient algorithm, which converges in several hundreds of steps. In the lattice filter which computes $N = qp$ data samples these coefficients are calculated rather precisely by the following formula for N steps [1]:

$$k_j = -\sum_n E_{j-1}^f(n)E_{j-1}^b(n) / \left(\sqrt{\sum_n (E_{j-1}^f(n))^2} \sqrt{\sum_n (E_{j-1}^b(n))^2} \right).$$

Here the sums in numerator and denominator are the partial correlation coefficients. In this computational schema the coefficients k_j are found step by step, beginning at k_1 . By this process one input data array is inputted p times to the lattice filter. If the signal is stationary one in the time window of pN samples, then the data stream can be fed into the filter permanently without the input buffer.

The processor for the AR analysis consists of the lattice filter and the coefficient k_j calculation unit (see fig.2). At the j -th step of adaptation the coefficient calculation unit is attached to the inputs of the j -th filter stage. It accumulates the partial correlation coefficients for N input data, and calculates the coefficient k_j . This coefficient is loaded into the multiplication units of the j -th filter stage. As we see, the step of the correlation function estimation and the step of the reflection coefficient finding are combined in this computational schema.




Fig.2. Structure of the AR analysis processor based on the lattice filter

Comparing to the usual adaptive filters, here the robust convergence to the result is achieved only for pN clock cycles. Comparing to the considered above Yule-Walker equation solver, in the lattice filter the computation error accumulation is minimized, and always the stable results occur. Note that the stable results mean that $|k_j| < 1$. Therefore, to implement the coefficient calculation unit the integer number arithmetic is enough. Such an AR analysis processor can be configured in FPGA, but the integers have to be at least of doubled bit width. The convergence speed can be increased attaching the coefficient calculation units to all the filter stages. But then the hardware volume increases substantially.

4. AR processors implemented in FPGA

Two mentioned above schemes for the AR analysis were carried out in the application specific processors, which are configured in the Xilinx FPGA. The Durbin algorithm processor is based on the arithmetic unit, which implements multiplication, division, accumulation of the rational fractions as well as transformation them in integers. The fraction contains 18-bit numerator and 18-bit denominator. Multiplication and division operations are implemented in the pipelined mode with the period of a single clock cycle with the latent delay of 7 clock cycles. Accumulation operation period lasts 4 clock cycles because this operation result is fed to its input.

The results of the processor implementation for 16-bit data, $N = 10$ and different values of p are represented in the table 1. Their comparison shows that processors based on the Durbin algorithm have higher clock frequency, less hardware volume and shorter adaptation period. The processor analysis shows that input data frequency can be increased more than in two times if the correlation processor clock signal is increased.

The diagram on the fig.3 shows the prediction error of the lattice filter by the analysis of the white noise, which was filtered through the 6-th order IIR band pass filter. The square impulses show the periods of the coefficient k_j calculation. One can see the high speed of the convergence of the adaptation. The processor based on the lattice filter has the advantage for small parameters p and for $N < 10$, as well as for processing the continuous data flows. Besides, it provides the robust estimation of k_j for any input data.

Table 1. Processors of the order p implemented in Xilinx XC4VSX35-12 FPGA

| Processor based on | Hardware volume, CLB slices +DSP48 | | | Max. clock frequency, MHz | | | Period of deriving k_1, \dots, k_p , clock cycles | | |
|--------------------|------------------------------------|---------|----------|---------------------------|--------|--------|---|--------|--------|
| | $p=10$ | $p=30$ | $p=90$ | $p=10$ | $p=30$ | $p=90$ | $p=10$ | $p=30$ | $p=90$ |
| Durbin algorithm | 1330+16 | 1850+36 | 4753+96 | 154 | 159 | 150 | 610 | 1830 | 5490 |
| lattice filter | 1446+24 | 2998+64 | 6822+184 | 151 | 147 | 145 | 1650 | 10950 | 86850 |




Fig.3. Error prediction signal $E_p^f(n)$ at the lattice filter output

Comparing to the similar processors for the AR analysis based on FPGA [9,10] the proposed processors have substantially less hardware volume. The filter described in [10] has in 20 times more logic cells than the processor based on the Durbin algorithm having the equal multiplier unit number.

5. Conclusions

In the representation two structures of the processors for the AR analysis, which give the possibility of the signal analysis with the sampling frequency up to 300 MHz being configured in FPGA. These processors give the possibility to expand substantially the area of the AR analysis use, for example in the ultrasonic devices, wireless communications. The proposed rational fraction number system has the advantages that it provides higher precision than integers do, and is simpler in its implementation than the floating number system.

References

1. Candy J.V. Model-Based Signal Processing. Wiley, Hoboken, New Jersey, (2006), 677.
2. Brent R.P. Old and new algorithms for Toeplitz systems. Proc.SPIE, Vol.975, Advanced Algorithms and Architectures for Signal Processing III, SPIE, Bellingham, Washington, (1989), 2–9.
3. Bojanchuk A.W., Brent R.P. de Hoog F.R. Linearly Connected Arrays for Toeplitz Least-Squares Problems. J. of Parallel and Distributed Computing, №9, (1990), 261–270.
4. Sergiyenko, A., Maslennikow, O. Implementation of Givens QR Decomposition in FPGA. R.Wyrzykowski et al. (Eds.): PPAM 2001, Springer, LNCS, Vol.2328, (2002), 453–459.
5. Sergiyenko A., Maslennikow O., Lepekha V. FPGA Implementation of the Conjugate Gradient Method. PPAM 2005, Springer, LNCS, (2006), Vol.3911, pp. 526-533.
6. Karlström P., Ehliar A., Liu D. High performance, low latency FPGA based floating point adder and multiplier units in a Virtex4. 24th IEEE Norchip Conf., Linköping, Sweden, Nov. 20–21, (2006), 31–34.
7. Widrow B., Stearns S.D. Adaptive Signal Processing. Englewood Cliffs NJ, Prentice-Hall, (1985).
8. Pohl Z., Matoušek R., Kadlec J., Tichý M., Licko M. Lattice adaptive filter implementation for FPGA. Proc. 2003 ACM/SIGDA 11-th Int. Symp., Monterey, California, USA, (2003), 246–250.
9. Hwang Y.T., Han J.C. A novel FPGA design of a high throughput rate adaptive prediction error filter. 1-st IEEE Asia Pacific Conf. on ASICs, AP-ASIC'99, (1999), 202 – 205.
10. Lin A.Y., Gugel K.S. Feasibility of fixed-point transversal adaptive filters in FPGA devices with embedded DSP blocks. 3rd IEEE IWSOC'03, (2003), 157-160.