VHDL and FPGA design - VHDLлаборатория
VHDL laboratory. FPGA design. Using VHDL.



Main/ Page   V H D L -    D E S I G N   O F    S Q U A R E   R O O T    M O D U L E



Help


Input bit width

DI

SQRT Module

DO

Output bit width
Clock input


CLK

Clock enable

EC

LUT address width
Registers at input and output
Each 2 stages registered
Each stage registered

Show characteristics
IP core to screen

Аdmin.: Tatyana Lesyk
E-mail: lesyk@comsys.ntu-kpi.kiev.ua
Kanyevski's VHDLlaboratory. 2013
© All rights reserved.