Tunable IIR Filters, Implemented in FPGA

Sergiyenko А.М., Lesyk T.M. Tunable IIR Filters, Implemented in FPGA // Bulletin of NTUU «KPI», Informatics, Control and Computer Science. -V.52. -2010. -p.47-51. (in Russian)

Features of the dynamically tuned IIR filters, which are configured in FPGA, are considered. The filters utilize the frequency masking properties of the all-pass digital filters, which have the delay factors z-k. The mapping of the filter algorithm is implemented using pipelining and C-slow retiming techniques, which provide the minimized hardware volume and high clock frequency of the resulting filters.

The file for this article is provided in the language of the print edition (russian)
You can PREVIEW the materials online (POPUP) by clicking on the image of the file icon, or download to your computer by clicking the link below the icon.

Tunable IIR Filters, Implemented in FPGA.(russian)

⇓ Download PDF

Previous Article
Next Article